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ABSTRACT

Dommaraju, Sunny Raj. M.S.Egr., Department of Electrical Engineering,
Wright State University, 2013. Design and Implementation of a 16-Bit Flexible
ROM-less Direct Digital Synthesizer in FPGA and CMOS 90nm Technology.

A ROM-less direct digital synthesizer architecture is presented in this thesis.
This architecture eliminates the ROM-based phase to sine wave amplitude converter,
which is a bottleneck for pushing clock frequencies into the gigahertz range. The
design consists of a 16-bit phase accumulator, a set of 18 band pass finite impulse
response filters, a 12-bit digital to analog converter and a low pass filter to produce a
sine wave with output frequencies ranging from 36 MHz to 72 MHz with a resolution
of 3.05 kHz and a 55 dB spur free dynamic range. The same hardware can be used to
achieve output frequency ranging from hertz to gigahertz and a 191 Hz resolution by
changing the clock frequency. A resolution of 0.05 Hz can be achieved by using a 32bit phase accumulator. The average phase noise obtained was -87 dBc/Hz at 100 kHz
offset, -118 dBc/Hz at 1 MHz offset and -151 dBc/Hz at 5 MHz offset. This design
was implemented on Virtex-6 FPGA. The analysis results of FPGA data show that the
proposed design is an effective alternative. An ASIC design was also implemented in
CMOS 90nm technology to reach higher frequency ranges.
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1. Introduction
1.1

Frequency Synthesizer
The frequency synthesizers are used to produce different output frequencies by

processing a single frequency given as an input or generated using an oscillator. The
frequency synthesizer is a device which is constructed using a wide range of
components like oscillators, mixers, dividers, filters, multipliers, phase lock loops and
phase accumulators. It can be divided or categorized into many categories based on
the architecture. If the output frequency is obtained by working on the frequency
domain of the input then it is known as direct analog architecture. Instead if it was
obtained by manipulating on time domain it is known as direct digital synthesizer. In
indirect architecture the output frequency is obtained by looping the output and input
together. Even indirect frequency synthesizer can be classified in analog and digital
indirect synthesizers. The indirect synthesizers operate using an integer or a fractional
N types of PLL. The categories can be better visualized using figure 1[1].

Figure 1: Classifications of Frequency Synthesizers
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1.1.1

Direct Analog Synthesizer
The direct analog synthesizer has one of the best architectures with fast

switching and settling time clubbed with low noise. In direct analog synthesizer the
output frequency is obtained by manipulating the base frequency. So the range of the
output frequency is directly proportional to the number of base frequency sources it
has. The base frequency is generated with the help of the oscillator. The fast switching
time is achieved because it doesn’t have any feedback circuits and the delay depend
only on the propagation delay of the components in the design. The direct analog
synthesizer works only at lower frequencies. To use this architecture in higher range
applications, it requires many oscillators to generate the base frequencies and it will
need series of mixer and divider circuitry. Therefore at higher range applications this
architecture is prone to become impossible [1].

Figure 2: Direct Analog Synthesizer
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1.1.2

Direct Digital Synthesizer
The direct digital architecture has the basic components as shown in figure 3.

The DDS generates all output frequencies from a single input clock frequency.
Therefore it must follow the Nyquist principal to generate a proper output. That is if it
has a 200 MHz clock, the output frequencies only up to 100 MHz can be generated.
But to achieve smooth output it is considerable to generate frequencies far less than
100 MHz.
The output frequency is selected with the help of the digital control word that
is given as an input to the phase accumulator. The input can be given in parallel or
series through the registers. The phase accumulator accumulates the input at every
clock edge and pushes it to the output. For a 16 bit phase accumulator the change in
the LSB takes 16 clock cycles to reach the output whereas the change in the MSB
reaches the output at the next clock pulse.

Figure 3: Direct Digital Synthesizer

The resolution of synthesizer can be improved by increase in the length of the
accumulator. As this is going to create more levels in the output of the phase
accumulator, which in turn can be used to select more specific address in the ROM.
The ROM has all digital values required to generate the waveform with different
3

amplitudes. This selected digital waveform is passed through a digital to analog
convertor to get a smooth waveform at the output. The last stage in the DDS is to pass
the analog signal through a low pass filter to reduce disturbances and produce a
smooth waveform [1].
Usually DDS is used to generate sine wave whereas it can be used to generate
other waveforms too. There is an advantage in generating symmetrical waveforms.
That is, for symmetrical waveforms it is sufficient to store just one fourth of the
waveform in ROM and it can be used to reproduce the entire waveform. Retrieving
data from ROM is time taking and therefore this architecture cannot be used to
operate at higher frequencies. Therefore the present day research has lead to design of
a ROM less Direct Digital Synthesizer which paved the way to work on this thesis
topic.
1.1.3

Indirect Analog and Digital Synthesizers
As the name suggests the indirect synthesizer architecture has additional

frequency oscillator in addition to the reference frequency oscillator. The indirect
synthesizers are associated with the phase lock loops (PLL) which is where it has an
additional frequency oscillator. The output of this filter is taken as the feedback
through the frequency divider. This feedback is given as an input to the phase detector
which generates voltage according to the difference between the input and the
feedback frequency. This in turn controls the oscillator in the PLL until the required
output is obtained. All these components and existence of feedback loop makes this
architecture slower and gets easily affected by noise. Therefore usually the indirect
method is avoided as a standalone synthesizer and is used along with the direct
synthesizers [1].
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Figure 4: Indirect Synthesizer

1.2

DDS in Modulation Techniques
The scope of using DDS architecture to implement Modulation techniques

can be better understood from figure 5. It shows a basic DDS architecture which has a
phase accumulator, ROM and DAC. Understanding the properties of DDS at different
components, it can be realized that by adding the digital input to control word, the
output frequency can be modified directly. Therefore by adding an input signal to
control word the frequency modulation can be achieved. The output of the
accumulator represents phase and manipulating the accumulator output with an
external input creates phase modulation. The output of the ROM is directly
proportional to the amplitude of the output frequency that comes from the DAC.
Therefore by multiplying the ROM output with an external signal, amplitude
modulation can be implemented [2].

Figure 5: Scope for Modulation using DDS
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1.2.1

Amplitude Modulation
Amplitude modulation is a technique in which the amplitude of the carrier is

altered according to the input signal. In a DDS the output of the ROM is directly
proportional to the amplitude of the output frequency. Therefore the amplitude
modulation is achieved by multiplying the ROM output with the digital value of the
external input signal as shown in figure 6. Thus the amplitude at the output of ROM is
changed in accordance to the input signal and result in output which is amplitude
modulated. But the only drawback is the need for a multiplier. The DDS is known to
work at high frequencies but multipliers cannot handle such high frequencies.
Therefore this method works well only in theory [3].

Figure 6: Amplitude Modulation using DDS

1.2.2

Frequency Modulation
The process of altering the frequency of the carrier signal in accordance to the

input signal is known as frequency modulation. In a DDS the control word directly
selects the output frequency and therefore change in control word results in a change
in the output. This property of the DDS can be used in frequency modulation
applications. As shown in figure 7 the external analog input can be digitized and
added to the control word therefore the control word specifies the carrier frequency
and the input signal alters the control word thereby altering the carrier frequencies in
6

accordance to the external input signal. Therefore the DDS can be used an alternative
to the existing frequency modulation designs [3].

Figure 7: Frequency Modulation using DDS

1.2.3

Phase Modulation

Figure 8: Phase Modulation using DDS

The phase modulation is the technique where the phase of the carrier is
modulated according to the input signal. In DDS the output of the accumulator is the
phase selector and by adding the external input signal to it phase modulation can be
achieved. The address in the ROM which the accumulator output correspond changes
and this changes the phase of the output. A very precise phase modulation can be
achieved by this method which is better than any analog modulators. The phase
modulation is usually used in satellite communications and other applications where

7

high speed is required. As seen previously, DDS can effectively handle high speed
and therefore this can be an effective alternative to achieve phase modulation [3].
1.3

Phase Accumulator
The phase accumulator is similar to the phase wheel. In continuous time

domain the sinusoidal signal has an angular phase that ranges from 0 to 2π, in the
digital environment the phase accumulator works in the same way with j one bit full
adders and registers.
Figure 9 shows the phase wheel. A continuous sine wave can be realized as
the poles move around the phase wheel [4]. In the phase wheel one revolution around
the poles of the wheel corresponds to one period of the sine wave. Therefore each
pole in the phase wheel corresponds to a specific point in the sine wave. If there is a J
bit digital phase accumulator then there are 2J poles equally spaced around the phase
wheel. For a 16 bit phase accumulator j =16. If the input M is ‘0000000000000001’
then the phase wheel would have 216 poles, therefore requiring 216 clock cycles to
complete one period. Whereas, if M is ‘0111111111111111’ it requires just 2 clock
cycles to complete one period and this is the minimum as specified by the Nyquist.
Thus fout is given by equation (1).

 =

 ∗ 
2

(1)

Where fout = Output frequency
M = Frequency control word
fclk = Input clock frequency
j = Number of phase accumulator input bits.
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By Nyquist the minimum number of samples
samples per period is 2. Since, at least 2
samples are required to reconstruct the waveform. Therefore the maximum frequency
that the accumulator can reach is fclk/2. But as the output frequency is increased the
number of sample per period reduces.
reduce Soo the reconstructed sine wave won’t
w
be
perfect. Therefore in practical the maximum frequency is far below fclk/2.

Figure 9: Phase Wheel

Table 1: Number of Steps Related to Input
J (No
No of Bits)

Number of Steps

8

256

12

4096

16

65535

20

1048576

28

268435456

36

68719476736

44

17592186044416

52

4503599627370496
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The digital phase accumulator actually consists of one bit adders equal to the
number of bits. The sum output of the full adder is passed through the register and fed
back into the adder during the corresponding clock cycle. And the carry bit becomes
the carry in to the adder corresponding to the next MSB of the accumulator. Thus the
carry ripples through j adders accumulating the phase before reaching the most
significant bit. The input to the accumulator specifies step size in between adjacent
clock cycles [4]. As seen earlier the number of bit input to the accumulator determines
the resolution. For example, if there is a 16 bit digital accumulator and 200 MHz
clock, then the resolution given by equation (2) is 3.051 kHz and the number of poles
in the phase wheel is given by 2j that is 216 = 65535.

  =

  
2

(2)

Where, j is the number of bits of the input word for the accumulator.
1.4

Digital FIR Filter
Digital filters are used to apply some kind of mathematical function on a set of

discrete time signal. Digital filters are better than analog filters because they are not
affected by non linearity. Whereas the analog filters are greatly affected by it and this
complicates the design. Moreover the digital filters can achieve sharper transition,
lower pass band ripple and higher stop band attenuation. Adding to all this, analog
filters are more attractive to noise and digital filters are immune to some extent but
there is some amount of noise introduced from ADC, quantizer and DAC. With all
these advantages from digital filters, the continuously varying analog signals are
converted to discrete time signal and then processed using digital filters.
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The FIR filters are used in applications where there are only finite number of
samples and require stable and linear phase response. The disadvantage of FIR filter is
that they have more coefficients and therefore lengthy. The FIR filters are designed
using Fourier series and the output frequency response is processed using a window
technique. There are varies window techniques available, they are rectangular
window, triangular window, hanning window and hamming window [5].
According to the architecture and number of coefficients the FIR filters are
classified into 4 types. Type I is defined as a FIR filter with odd number of
symmetrical coefficients. The FIR filter with even number symmetrical coefficients is
categorized under type II. The type III and IV corresponds to the FIR filters having
asymmetrical coefficients with odd and even length respectively. The applications of
different types of FIR filters are listed in table below. In symmetrical design the
hardware can be reduced because it is sufficient to have one multiplier multiplying the
input with coefficient at both symmetrical coefficient locations. Therefore it requires
only one half of the hardware when compared with asymmetrical architecture [6].
Table 2: FIR Filter Applications
FIR FILTER TYPE

APPLICATIONS
Low Pass, Band Pass, Band Stop and
High Pass
Low Pass and Band Pass

I
II
III
IV

Hilbert Transformers and Differentiators
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1.5

Objective of This Thesis
In the past two decades, there had been a great development in frequency

synthesizers. It had seen an evolution from theoretical design to high speed designs
implemented today. The frequency synthesizers can be divided into two categories as
direct and indirect. In the past direct method was considered slow because it required
a ROM and during that time ROM was very slow. So indirect method was considered
best for frequency synthesizers and they were designed using PLL. But in recent years
digital IC had seen a vast growth therefore direct digital synthesizer had gained
interest as it eliminates the power hungry analog devices.

Figure 10: Block Diagram of a PLL.

Phase lock loop has a feedback loop as shown in figure 10 as a result fast
frequency switching has became difficult to be achieved using indirect frequency
synthesizers. But today’s modern communication system requires a very fast
frequency switching, therefore it provides a great scope for direct digital frequency
synthesizer which provides low phase noise, high resolution and fast frequency
switching. In the past DDS was implemented using a ROM. To achieve higher
resolution there was a need for large ROM, whereas large ROMs are power hungry,
less reliable and slow. Therefore present day research is concentrated on designing a
ROM-less design approach for DDS.

12

From this brief introduction, it is seen that the ROM-less DDS is an attractive
frequency synthesizer with fast settling time and sub-hertz frequency resolution that
can be used in numerous communication applications including agile local oscillators,
programmable clock, FM chirp source, and fast frequency hopping. Advances in
integrated circuit technology has resulted in increased performance and lower power
with commercially available DDS ICs that have 2.5 GCPS internal clocks, outputs up
to 1 GHz, 32 bit frequency tuning, and power dissipation of ~2200mW. Although
impressive, there are many applications that would benefit from a DDS IC with higher
frequency coupled with low size, weight and power. This thesis presents a DDS
architecture that eliminates the ROM based phase to sine wave amplitude converter,
which is a bottleneck for pushing clock frequencies into the Giga hertz range.
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2 Proposed DDS Design
2.1

Proposed Architecture
The proposed ROM-less architecture shown in figure 11 includes a digital

accumulator at the front end which generates a pulse waveform with an average
frequency that matches the desired output frequency fout given in (1). The value of the
digital input M represents the amount the phase accumulator is incremented in each
clock cycle. The pulse wave output will be a constant frequency, if M is an integer
multiple of 2j. Otherwise, the output frequency of the pulse wave will fluctuate
because each input bit of the accumulator constitutes to different output frequencies
and the output frequency is average of these frequencies as a result the accumulator
output is going to reflect many harmonics, this is explained better with waveforms
under the phase accumulator section below.
Previous work has attempted to place a required delay in the transition of the
MSB output to produce a constant frequency [9], but accurately controlling the delay
is difficult considering process variation. In this proposed design, the accumulator’s
MSB output is only 1-bit sequence of zeros and ones that is taken as an input to a
bank of digital finite impulse response (FIR) band pass filters (BPFs). The bank of k
BPFs has adjacent pass bands to cover the DDS output frequency range from fout(max)
to fout(max)/2. Output with frequencies less than fout(max)/2 are filtered by the same filter
bank with the clock frequency reduced by factors of two as required. Thus the
proposed design effectively reuses the hardware at different clock frequencies and
helps in reducing hardware.
14

Figure 11: Proposed ROM-Less DDS.

The band pass filter bank for the FPGA implementation has 18 BPFs with
wi
bands as indicated in Table 3.
3 These BPF bands range from 34 MHz to 74 MHz when
clocked at 200 MHz,, the pass and stop bands will be reduced by one half when the
clock frequency is reduced by one half. For example, when the clock is reduced from
200 MHz to 100 MHz,
MHz the bands range from 17 MHz to 37 MHz.
MHz This allows the
reuse
use of the same filter bank for lower frequency ranges by simply dividing the 200
MHz clock by factors
ctors of two as shown in Table 3.
3 The frequency resolution is
determined by fclk/2j [10].
[10] For example; if fmax = 200 MHz is selected for the clock
frequency based on the input M, then fout(MHz) = 200(M/216). For a 200 MHz clock,
the frequency resolution is 200 MHz/216 or about 3 kHz.
kHz For the FPGA
implementation, fmin was selected to be fmax/16 = 12.5 MHz resulting in the minimum
output frequency of 2.25 MHz as shown in table 3. In this range 2.25 MHz to 4.5
MHz,, the resolution is 12.5
12.5/216 or 191 Hz. The parallel design of the accumulator
15

architecture permits j to be extended from 16 to 32 while not degrading the maximum
clock frequency, so the resolution can be significantly improved if needed.
Table 3: Pass and Stop Bands for Band Pass Filters

fclk

f1 Stop

f1 Pass

f2 Pass

f2 Stop

68 MHz

70 MHz

72 MHz

74 MHz

66 MHz

68 MHz

70 MHz

72 MHz

:

:

:

:

34 MHz

36 MHz

38 MHz

40 MHz

34 MHz

35 MHz

36 MHz

37 MHz

33 MHz

34 MHz

35 MHz

36 MHz

:

:

:

:

17 MHz

18 MHz

19 MHz

20 MHz

17 MHz

17.5 MHz

18 MHz

18.5 MHz

16.5 MHz

17 MHz

17.5 MHz

18 MHz

:

:

:

:

8.5 MHz

9 MHz

9.5 MHz

10 MHz

:

:

:

:

4.25 MHz

4.375 MHz

4.5 MHz

4.625 MHz

12.5

4.125 MHz

4.25 MHz

4.375 MHz

4.5 MHz

MHz

:

:

:

:

2.125 MHz

2.25 MHz

2.375 MHz

2.625 MHz

200 MHz

100 MHz

50 MHz

:
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Some details of the BPF will be discussed later, with fout = 71 MHz and 200
MHz clock, the top filter of table 3 is selected by the clock/filter select decoder. The
band pass filter would only pass the desired output at 71 MHz with 2 MHz band pass.
The output of the BPF is a 12-bit digital sine wave that must be converted to an
analog signal by the DAC and passed through an analog low pass filter. As seen in
figure 11, the j bit frequency select word M is an input to a decoder to derive a digital
frequency select input to the filter bank and a digital clock frequency select input to
the clock generator. This ROM-less DDS eliminates the relatively large ROM which
converts the phase accumulator digital output (N bits) to the sine wave amplitude
digital data at each clock cycle. The number of BPFs in the filter bank depends on the
selection of pass bands and sharpness of the transition to stop band.
2.2
2.2.1

Subsystems
Phase Accumulator
The accumulator is the heart of the direct digital synthesizer. The role of the

accumulator is to establish the frequency of the sinusoidal output signal of the DDS. It
can be seen that the accumulator relies on the system clock as its timing source. The
frequency of the system clock and the value of the digital control word are used by the
accumulator to establish the output frequency. The behavior of the accumulator
exhibits two beneficial features. Firstly, it generates a repetitive numeric sequence
uniformly separated in time by a fixed interval, namely the period of the system clock.
Secondly, it provides numeric control of the step size between adjacent values in the
repeating numeric sequence, the step size being the value of the digital control word,
which ultimately establishes the frequency of the DDS output sinusoid [12].

17

Figure 12: Phase Accumulator.

The phase accumulator was designed
designed in a parallel architecture to facilitate a
high clock frequency. The 16 bit frequency select word (M)
( ) is input to parallel
registers of the accumulator. There are 16 full adders with required delay registers to
time the inputs from least significant to most significant bits and obtain the desired
addition of M on each clock cycle. For
or a DDS application, the input control
cont word is
going to be constant for a considerably long time therefore the chain of registers used
to time the input can be eliminated as shown in figure 13. This reduces a lot of
hardware and introduces a very small settling time as a trade off.
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Figure 13: Optimized Accumulator

Figure 14 shows the frequency spectrum of the accumulator when M =
‘1000000000000000’. Since there is ‘1’ only in one of the 16 bit input locations we
get the output only at one frequency. If the 16 bit input has one in two or more input
bit locations then accumulator would generate the output at the frequencies
corresponding to the number of one’s present in the input and therefore the required
frequency is obtained at the average of the output frequencies generated. This can be
understood better by analyzing figures 16 and 18. Figure 15 shows the accumulator
output in time domain that corresponds to the frequency shown in figure 14. Thus
from figure 15 it can be seen that accumulator output is varying between 1 and 0 at
clock edges according to the input control word.
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Figure 14: Frequency
quency Spectrum of Accumulator Output
O
for M=1000000000000000
000000000000000

Figure 15:: Accumulator Output in Time Domain for M=1000000000000000
000000000000000

The frequency spectrum output corresponding to the control word M =
‘1100000000000000’ is given in figure 16. From that figure it is seen
see that the output of
the accumulator corresponding to two frequencies is half of the result shown in figure
14 with M = ‘1000000000000000
1000000000000000’ and its mirror image. This explains the existence
e
of
all the spurs in figure 19 and 20. Figure 17 shows the time domain of the accumulator
output that corresponds to the two frequencies as shown
shown in figure 16.
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Figure 16:: Frequency Spectrum of Accumulator Output for M= 1100000000000000
00000000000000

Figure 17:: Accumulator Output in Time Domain for M = 1100000000000000
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Figure 18: Phase Accumulator Output at 200 MHz Clock.
(Top) M = 0011011100001010; (Bottom) M = 0011011100001011

Figure 18 (Top) and (Bottom) shows the output of the accumulator for M =
‘0011011100001010’, M = ‘0011011100001011’ and 200 MHz clock frequency
selected by the clock selector using the value of M. The theoretical output frequency
calculated from the equation (1) is 42.99927 MHz and 43.00232 MHz. The two inputs
vary only by the LSB therefore the two outputs specify the resolution of the
accumulator at 200 MHz and the obtained output frequency is 42.99927 MHz and
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43.00232 MHz as calculated. From figure 18, it is seen that other frequencies also
exists. The cause for the existence of all those frequencies was better analyzed from
figures 14 and 16, which are from non-integer of fclk/2j. That is the least change in the
output that can be achieved by the designed accumulator at 200 MHz clock frequency
and it is 3.05 kHz.

Figure 19: Phase Accumulator Output at 100 MHz Clock.
(Top) M = 0011011100001010; (Bottom) M = 0011011100001011

Figure 19 (Top) and (Bottom) show the output for the value of M =
‘0011011100001010’, M = ‘0011011100001011’ respectively. The theoretically
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calculated output frequency from equation (1) for the given M is 21.49963 MHz and
21.50116 MHz. The two inputs vary by only one LSB. Therefore the output
corresponds to the least change that can be achieved in the output. The clock is
selected to 100 MHz to explain the operation of the accumulator with same input and
different clock frequency. The obtained output frequencies are 21.49963 MHz and
21.50116 MHz as calculated, giving a resolution of 1.530 kHz, which is half of the
resolution that we achieved at 200 MHz clock. Therefore it can be seen that the higher
resolution output is received as the clock frequencies decrease and this is the required
operation.

Figure 20: Phase Accumulator Output at 50 MHz Clock.
(Top) M = 0011011100001010; (Bottom) M = 0011011100001011
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Figure 20 (Top) and (Bottom) show the output frequency for the input M =
‘0011011100001010’, M = ‘0011011100001011’ respectively at 50 MHz clock. From
equation (1) output frequency is calculated to be 10.74982 MHz and 10.75058 MHz.
Here the same input is given but the clock frequency is divided by 4. When the output
frequency obtained at 200 MHz and 50 MHz are compared, it is seen that even the
output frequency is divided by 4. Thus the output is proportional to the clock input.
The obtained output is 10.74982 MHz and 10.75058 MHz respectively as calculated.
This shows that the obtained resolution at 50 MHz clock frequency is 760 Hz.
2.2.2

Optimized FIR Band Pass Filter
As seen from figures 19 and 20, beside the designed frequencies, the output

signals also include other unwanted spurs which must be filtered out. The
conventional FIR filter is hardware extensive as shown in figure 21 (Top) and as a
result it is power hungry and introduces delay [4]. As DDS has a capability to achieve
high frequencies there is a great need to optimize the FIR filter by reducing hardware
and implementing parallel computation as shown in figure 21 (Bottom). The
optimized band pass filter is a multiplier-less, direct form, equiripple, linear phase
FIR filter with parallel adder chain.
A bank of filters are designed to have adjacent pass bands from fout(max) to
fout(max)/2. A narrow pass band and sharp transition is desired to minimize the spurs in
the output frequency spectrum. The 40 dB attenuation is selected for the FIR filter
design. The spurs at the accumulator output are down by 20 dB, so with the 40 dB
filter attenuation the spurs are down about 60 dB to be consistent with a 12-bit output.
The Coefficients for the FIR filter are calculated to have a pass band of 2 MHz.
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Figure 21: FIR Filter Architecture
(Top) Conventional FIR Filter and (Bottom) Optimized Band Pass FIR Filter.

The filter shown in figure 21 (Bottom)
(B
is associated with the optimized design
and has 114 taps with symmetrical 12-bit
12 bit coefficients. The input to the filter is a pulse
wave with either 0 or 1 magnitude; therefore in a symmetrical architecture the
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multiplier is multiplying the coefficient with 0,, 1, or 2. This can be achieved by the
proposed co-efficient
efficient selector which selects either a zero, a coefficient, or a 1-bit
1
shifted co-efficient.
efficient. Therefore, the hardware and delay are reduced by eliminating
multipliers. Symmetrical architecture of the filter has only 56 adders in a pipelined
pipe
architecture to achieve high frequency operating range.

Figure 22: Band Pass Filter Response at 200 MHz Clock.

Figure 22 shows the filter response for a 2 MHz pass band between 50 MHz
and 52 MHz at 200 MHz clock. With the same filter coefficients the frequency
response becomes half,
half if the clock is divided by 2. Therefore at 100 MHz clock the
filter’s pass band changes to 1 MHz and lies between 25 MHz and 26 MHz as shown
in figure 23.
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Figure 23: Band Pass Filter Response at 100 MHz Clock.

Figure 24: Band Pass Filter Response at 50 MHz Clock

Figure 24 shows the filter response for a filter with the same filter coefficient
at 50 MHz, which
hich gives a 0.5 MHz pass band between 12.5 MHz and 13 MHz .With
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the same filter coefficients the frequency response becomes by 4 at a clock frequency
of 25 MHz as shown in figure 25.

Figure 25: Band Pass Filter Response at 25 MHz Clock

2.2.3

Digitall to Analog Converter and Analog Low Pass Filter
The Digital to Analog convertor is the building block that converts the purely

numeric output of the FIR to a form suitable for external use. The DAC has 12 bit
bi
input bus, which in a DDS connects to 12 bit output bus of the FIR filter. The DAC
accepts the digital sample data output of the BPFs and converts to an analog sample
data output with a clock frequency consistent with the accumulator and BPFs. For the
FPGA
PGA implementation, the DAC is an off chip component with a 12-bit
12
input. The
analog LPF is also a separate component that is designed to pass the first Nyquist
region of the sampled DAC output and attenuate the second and higher Nyquist
regions.
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2.2.4

Accumulator Input and Filter Selector:
The entire control design shown in figure 26 selects the right filter from the

bank of 18 filters, provides modified 16 bit input to the accumulator and selects the
right clock. The different blocks of this design is explained below. The accumulator is
designed such that it can accept digital control word corresponding to the output
frequencies between 36 MHz to 74 MHz at 200 MHz clock. If the desired output
frequency is 25 MHz then the 16 bit digital input word to accumulator is given in
accordance to 50 MHz and 100 MHz clock is selected. By this way a 25 MHz output is
obtained. So there is a need to select the corresponding input to the accumulator along
with the clock frequency.

Figure 26: Selector Circuit.
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The FIR filters also operate with the same selected clock frequency. To
perform this task there are a series of logic gates as shown in table II operating on the
10 MSB of the 16 bit digital control word to generate 18 one bit outputs corresponding
to the 18 FIR band pass filters in the filter bank. At a given time one of the 18 outputs
will hold an output ‘1’ and the rest will hold ‘0’. Therefore the filter corresponding to
output 1 is selected and rest are off. At a given time if all the outputs are 0, then the 16
bit digital control word is multiplied by 2 and checked.
There is a counter in the circuit which counts the number of times the 16 bit
digital control word is multiplied by 2 to get a 1 at any one of the 18 outputs, as shown
in figure 27. If 1 is obtained at the output, the counter stops and the corresponding 16
bit digital control word is taken as an input to the accumulator and the corresponding
filter is selected. The counter tracks the number of times the control word is multiplied
and divides the clock with the same value. Thereby, produce the output that
corresponds to the 16 bit digital control word given as the input.
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Figure 27: Filter Selector.
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Table 4: Filter Selector

1

((~a)&((~b)&c))&(((~d)&e&f&g)|(d&(~e)&(~f)&(~g)&(~h)&(~i)))

2

(((~a)&((~b)&c))&(d&(~e)))&((~f)&(((~g)&(((~h)&i)|h))|(g&(~h))))

3

(((~a)&((~b)&c))&(d&(~e)))&((((~f)&g)&h)|(f&((~g)&((~h)|(h&(~i))))))
(a&(d&((((~e)&f)&((((~g)&h)&i)|g))|(e&(~f)&(~g)&(~h)&(~i)))))&(d&((((~e)&f)&((

4
((~g)&h)&i)|g))|(e&(~f)&(~g)&(~h)&(~i))))
5

(((~a)&((~b)&c))&(d&e))&((~f)&(((~g)&(((~h)&i)|h))|(g&(~h)&(~i))))

6

(((~a)&((~b)&c))&(d&e))&((((~f)&g)&(((~h)&i)|h))|((f&(~g))&((~h)|(h&(~i)))))

7

(((~a)&((~b)&c))&(d&e)) &(f&(((~g)&h&i)|g))

8

(((~a)&(b&(~c)))&((~d)&(~e)))&((~f)&((~g)|((g&(~h))&((~i)|(i&j)))))

9

(((~a)&(b&(~c)))&((~d)&(~e)))&((((~f)&g)&(((~h)&(i&j))|h))|((f&(~g))&(~h)))

10

(((~a)&(b&(~c)))&((~d)&(~e)))&(f&(((~g)&h)|(g&((~h)|(h&(~i))))))

11

((~a)&(b&(~c)))&((~d)&((((~e)&((f&g)&(h&i))))|((e&(~f))&((~g)&((~h)|h)))))

12

(((~a)&(b&(~c)))&((~d)&e))&(((~f)&g)|((f&(~g))&(~h)))

13

(((~a)&(b&(~c)))&((~d)&e))&(f&(((~g)&h)|(g&(~h))))

14

((~a)&(b&(~c)))&(((~d)&((e&f)&(g&h)))|(d&(((~e)&(~f))&((~g)&((~h)|(h&(~i)))))))

15

(((~a)&(b&(~c)))&(d&(~e)))&(((~f)&(((~g)&(h&i))|g))|((f&(~g))&((~h)&(~i))))

16

(((~a)&(b&(~c)))&(d&(~e)))&(f&(((~g)&(((~h)&i)|h))|(g&(~h))))

17

((~a)&(b&(~c)))&(d&((((~e)&f)&(g&h))|((e&((~f)&(~g)))&((~h)|(h&(~i))))))

18

((~a)&(b&(~c)))&(d&(e&(((~f)&((((~g)&h)&i)|g))|((f&(~g))&(((~h)&(~i))&(~j))))))
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The input to the filter select shown in figure 27 is the 10 most significant bits of
the modified control word. These 10 MSB when passed through a set of logic gates as
shown in table 4 they produce any one of the output as shown in table 5. At a given
time only one of 18 outputs of the filter select has ‘1’ and the rest have ‘0’. The filter
which corresponds to this ‘1’ is selected. This can be better understood from table 5.
Table 5: Filter Select Outputs

Filter

Filter Select Outputs

Selected

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15 16 17 18

1

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

1

0

1

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

2

0

0

1

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

3

0

0

0

1

0

0

0

0

0

0

0

0

0

0

0

0

0

0

4

0

0

0

0

1

0

0

0

0

0

0

0

0

0

0

0

0

0

5

0

0

0

0

0

1

0

0

0

0

0

0

0

0

0

0

0

0

6

0

0

0

0

0

0

1

0

0

0

0

0

0

0

0

0

0

0

7

0

0

0

0

0

0

0

1

0

0

0

0

0

0

0

0

0

0

8

0

0

0

0

0

0

0

0

1

0

0

0

0

0

0

0

0

0

9

0

0

0

0

0

0

0

0

0

1

0

0

0

0

0

0

0

0

10

0

0

0

0

0

0

0

0

0

0

1

0

0

0

0

0

0

0

11

0

0

0

0

0

0

0

0

0

0

0

1

0

0

0

0

0

0

12

0

0

0

0

0

0

0

0

0

0

0

0

1

0

0

0

0

0

13

0

0

0

0

0

0

0

0

0

0

0

0

0

1

0

0

0

0

14

0

0

0

0

0

0

0

0

0

0

0

0

0

0

1

0

0

0

15

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

1

0

0

16

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

1

0

17

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

1

18
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Figure 28: Accumulator Input Multiplier.

Figure 28 shows the block which actually modifies the 16 bit input control
word using the output of the counter. If the counter value is 0 then it selects the
unmodified input and when counter gives a value of 1 then it multiplies the input by 2
and selects it as the accumulator input. Thus according to the counter output the 16 bit
input word is modified and used as the input to the accumulator. This is better mapped
on to the table 6.
Table 6: Accumulator Input Selector

16 Bit Control Word Counter Output 16 Bit input to Accumulated
0011001100110011

0

0011001100110011

0010001011100001

1

0100010111000010

0000111001100110

2

0011100110011000

0000100110101110

3

0100110101110000

0101100001010001

0

0101100001010001
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2.2.5

Clock Selector:

Figure 29: Clock Selector.

The counter in the accumulator input and filter selector is used as an input to
clock selector. The counter output is used to specify number of times we need to divide
the 200 MHz clock by 2 to obtain the required clock. Thus the correct clock is selected
and this is used to drive the accumulator and filter. When the counter output is 0 it
selects 200 MHz as clock and when counter gives an output 1 it selects 100 MHz clock
as shown in table 7. Thus the clock is divided by 2 corresponding to the counter value.
Table 7: Clock Selector

Counter Output

Selected Clock

0

200 MHz

1

100 MHz

2

50 MHz

3

25 MHz
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3
3.1

Simulation Results

SYSGEN and FPGA Results
After obtaining successful results from Sysgen, the VHDL code was

generated. Using Xilinx ISE tool, the design was programmed to Xilinx ML605
evaluation kit which uses a Virtex-6 FPGA. The input and output signals are
connected to Chipscope analyzer to read the value and the data downloaded from
FPGA was processed in Matlab to obtain equivalent frequency spectrum results as
obtained from Sysgen.
Table 8: Comparison of Resources Calculated from Sysgen and Xilinx

Sysgen (Resource

Xilinx ISE Report

Estimator)

(Virtex 6 FPGA)

Slices

4872

4067

FFs

10169

4056

BRAMs

0

0

LUTs

14228

12280

IOBs

35
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The resource required for the final design in Sysgen including 18 filters,
accumulator and selectors were estimated using the resource estimator component
available in the Xilinx library is Sysgen. Then the VHDL code for the design was
generated from the system generator. This VHDL code was opened in Xilinx ISE tool
and edited to check if it meets all the timing constrains and to make it compatible with
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Virtex 6 FPGA using ML605 evaluation kit. Chipscope pro integrated controller and
Integrated Logical analyzer were integrated into the code. The Integrated Controller is
used to specify the chip input and output ports which are used to provide input to the
design and read the outputs from the design to perform further processing. The
Integrated logic analyzer is used to specify the number of bits required for each port.
It is used to read the inputs, outputs and analyze the results as required. Then the bit
file for the design is created from Xilinx and loaded on to the FPGA using Chipscope
Analyzer. In Chipscope the signals are triggered and the outputs from the FPGA are
read. The read outputs are exported to a file. This file is read in Matlab and processed
to perform FFT.
A typical frequency spectrum of the accumulator output from Sysgen is shown
in figure 30, for M = 23265 (‘0101101011100001’). It can be seen that the desired
frequency is at 71 MHz with numerous harmonics due to the frequency jitter and
images of the pulse wave. The first filter of the frequency bank with fclk = 200 MHz is
selected with f1stop = 68 MHz, f1pass = 70 MHz, f2pass = 72 MHz and f2stop = 74 MHz
resulting in the frequency spectrum of the filter output from Sysgen as shown in
figure 30. As seen, the harmonics have been attenuated to 55 dB with respect to
desired fout except in the narrow pass band of the filter.
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Figure 30: DDS Frequency Spectrum Results for M = 23265 at fclk = 200 MHz
(Top) Before and (Bottom) After Sysgen Filter with fout at 71 MHz.

For the same M value, if the clock is reduced by one half that is to 100 MHz,
then the range of output frequencies is from foutmax/2 to foutmax/4 which is 36 MHz to 18
MHz. The same M = 23265 (‘0101101011100001’) produces a fout = 35.5 MHz as
shown in figure 31, which again will be passed by the first filter of the filter bank that
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is the same filter to get an output of 71 MHz in figure 30, providing a pass band of 35
MHz to 36 MHz and stop band frequencies of 34 MHz and 37 MHz at 100 MHz.

Figure 31: DDS Frequency Spectrum Results for M = 23265 at fclk = 100 MHz
(Top) Before and (Bottom) After Sysgen Filter with fout at 35.5 MHz.
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Figure 32: DDS Frequency Spectrum Results for M = 23265 at fclk = 50 MHz
(Top) Before and (Bottom) After Sysgen Filter with fout at 17.75 MHz.

Figure 32 (Top) and (Bottom) shows the frequency spectrum results from
Sysgen of the same accumulator and FIR band pass filter from a bank of 18 filters as
shown in figure 31 with M = 23265 (‘0101101011100001’) which gives an fout of
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17.75 MHz at 50 MHz. The selected filter properties change to f1stop = 17 MHz, f1pass =
17.5 MHz, f2pass = 18 MHz and f2stop = 18.5 MHz at 50 MHz clock. Therefore it has a
pass band of 0.5 MHz at 50 MHz clock frequency. It is seen that the magnitude is 20
dB with SFDR of 55 dB and is similar to the results at 100 MHz and 200 MHz clock.

Figure 33: DDS Frequency Spectrum Results for M = 23265 at fclk = 12.5 MHz
(Top) Before and (Bottom) After Sysgen Filter with fout at 4.43 MHz.
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Figure 33 (Top) and (Bottom) shows the frequency spectrum results from
Sysgen of the same accumulator and FIR band pass filter from a bank of 18 filters as
shown in figure 31 with M = 23265 (‘0101101011100001’) which gives an fout of 4.43
MHz at 12.5 MHz clock frequency. The selected filter properties change to f1stop =
4.25 MHz, f1pass = 4.375 MHz, f2pass = 4.5 MHz and f2stop = 4.625 MHz at 12.5 MHz
clock. Therefore it has a pass band of 125 kHz at 12.5 MHz clock frequency.
The frequency spectrums of the accumulator and filter output from Sysgen
shown in figures 30,31,32,33 (Top) and figures 30,31,32,33 (Bottom) respectively
verify that the same phase accumulator and filter can be used to generate different
desired output frequencies by varying clock frequency. The magnitude at the desired
output frequency of the accumulator is 20 dB with a 10 dB SFDR. It is seen that the
magnitude at all clock frequency is 20 dB, and the SFDR is above 55 dB.
Sharper transition filters might be required for some applications. To achieve
this, the filter can be further sharpened by reducing the pass band to 0.5 MHz. This
increases the length of the filter and also increases the number of filters required to
cover the range of foutmax to foutmax/2. Another method is to eliminate the highest spur in
the pass band by limiting the number of bits in M for selecting fout to reduce the
resolution. For example if the input is limited to 10-bits from 16-bits, the resolution is
decreased to (210/216) 200 MHz = 3.125 MHz which limits the output frequency to
integer multiples of 3.125 MHz. Thereby, eliminating the frequencies near the desired
fout.
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Figure 34: FPGA Frequency Spectrum Results for M = 23265 at fclk = 200 MHz
(Top) Before Filter and (Bottom) After Filter with fout at 71 MHz.

Figure 34 (Top) and (Bottom) shows the FPGA frequency spectrum results of
the accumulator and a FIR band pass filter from a bank of 18 filters with M = 23265
(‘0101101011100001’) and which gives an fout of 71 MHz at 200 MHz. The selected
filter has f1stop = 68 MHz, f1pass = 70 MHz, f2pass = 72 MHz and f2stop = 74 MHz at 200
MHz clock. It is seen that the magnitude is 20 dB and SFDR is 55 dB. The change in
properties of the filter and accumulator with the clock frequencies is explained better
with figures 37 and 36.
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Figure 35: FPGA Frequency Spectrum Results for M = 23265 at fclk = 100 MHz
(Top) Before Filter and (Bottom) After Filter with fout at 35.5 MHz.

Figure 35 (Top) and (Bottom) shows the FPGA frequency spectrum results of
the same accumulator and FIR band pass filter from a bank of 18 filters as shown in
figure 34 with M = 23265 (‘0101101011100001’) which gives an fout of 35.5 MHz at
100 MHz. The selected filter properties change to f1stop = 34 MHz, f1pass = 35 MHz,
f2pass = 36 MHz and f2stop = 37 MHz at 100 MHz clock. It is seen that the magnitude is
20 dB and SFDR is 55 dB.
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Figure 36: FPGA Frequency Spectrum Results for M = 23265 at fclk = 50 MHz
(Top) Before Filter and (Bottom) After Filter with fout at 17.75 MHz.

Figure 36 (Top) and (Bottom) shows the FPGA frequency spectrum results of
the same accumulator and FIR band pass filter from a bank of 18 filters as shown in
figure 34 with M = 23265 (‘0101101011100001’) which gives an fout of 17.75 MHz at
50 MHz. The selected filter properties change to f1stop = 17 MHz, f1pass = 17.5 MHz,
f2pass = 18 MHz and f2stop = 18.5 MHz at 50 MHz clock. It is seen that the magnitude is
20 dB and SFDR is 55 dB. From figures 34, 35 and 36 it can be seen how well the
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same accumulator and filter can change their properties and enhance successful reuse
of the same hardware at different clock frequencies.
Similarly, figure 37 (Top) and (Bottom) shows the FPGA frequency spectrum
results of the same accumulator and another FIR band pass filter from a bank of 18
filters at different clocks with M = 13434 (‘0011010001111010’) and which gives an
fout of 41 MHz at 200 MHz. The selected filter has f1stop = 38 MHz, f1pass = 40 MHz,
f2pass = 42 MHz and f2stop = 44 MHz at 200 MHz clock. It is seen that the magnitude is
20 dB and SFDR is 55 dB.

Figure 37: FPGA Frequency Spectrum Results for M = 13434 at fclk = 200 MHz
(Top) Before Filter and (Bottom) After Filter with fout at 41 MHz.
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Figure 38: FPGA Frequency Spectrum Results for M = 13434 at fclk = 100 MHz
(Top) Before Filter and (Bottom) After Filter with fout at 20.5 MHz.

Figure 38 (Top) and (Bottom) shows the FPGA frequency spectrum results of
the same accumulator and FIR band pass filter from a bank of 18 filters as shown in
figure 37 at different clock with M = 13434 (‘0011010001111010’) and which gives
an fout of 20.5 MHz at 100 MHz. The same selected filter now has it properties as f1stop
= 19 MHz, f1pass = 20 MHz, f2pass = 21 MHz and f2stop = 22 MHz at 100 MHz clock. It
is seen that the magnitude is 20 dB and SFDR is 55 dB below.
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Figure 39 (Top) and (Bottom) shows the FPGA frequency spectrum results of
the same accumulator and FIR band pass filter from a bank of 18 filters as shown in
figures 37 and 38 at different clock with M = 13434 (‘0011010001111010’) and
which gives an fout of 10.25 MHz at 50 MHz. The same selected filter now has it
properties as f1stop = 9.5 MHz, f1pass = 10 MHz, f2pass = 10.5 MHz and f2stop = 11 MHz
at 50 MHz clock. It is seen that the magnitude is 20 dB and SFDR is 55 dB below.
Figures 37, 38 and 39 show how well the same accumulator and filter can change
their properties and enhance successful reuse of the same hardware at different clock
frequencies

Figure 39: FPGA Frequency Spectrum Results for M = 13434 at fclk = 50 MHz
(Top) Before Filter and (Bottom) After Filter with fout at 10.25 MHz.
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Table 9: Phase Noise at Varies Output Frequencies

100 kHz Offset
Output
Frequency
(MHz)

Phase
Noise
(dBc/Hz)

1 MHz Offset
Output
Frequency
(MHz)

5 MHz Offset

Phase
Noise
(dBc/Hz)

Output
Frequency
(MHz)

Phase
Noise
(dBc/Hz)

26

-83

6

-102.5

21

-140.5

37

-86.86

11

-99

26

-137.25

38

-83.86

16

-98

31

-140.7

39

-87.86

37

-103.86

37

-148.86

40

-85.86

38

-118.86

38

-133.86

41

-88.86

39

-102.86

40

-123.86

42

-90.86

40

-100.86

43

-144.86

43

-82.86

42

-115.86

44

-151.36

44

-88.36

43

-104.86

45

-183.86

45

-90.86

44

-116.36

46

-141.06

46

-83.86

46

-99.06

47

-148.86

49

-84.26

47

-108.86

48

-137.86
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-84.06

49

-99.26

49

-159.26

57

-88.86

50

-106.96

50

-144.96

58

-91.36

52

-106.66

52

-146.66

59

-85.26

55

-106.06

55

-159.06

60

-87.86

56

-101.36

58

-136.36

61

-85.86

58

-111.36

59

-145.26

62

-85.36

59

-105.26

60

-130.86

63

-84.86

60

-117.86

62

-145.36

64

-90.36

62

-103.36

64

-160.36

65

-82.86

63

-102.86

65

-157.86

66

-88.06

65

-102.86

66

-134.06

67

-88.36

67

-105.36

67

-148.36

68

-86.36

68

-115.36

68

-140.36

69

-81.86

69

-101.86

69

-153.86

70

-88.36

70

-108.36

70

-148.36

71

-91.86

72

-116.36

72

-140.36

74

-87.03

74

-113.89

74

-151.43
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Table 9 shows the calculated phase noise results at varies output frequencies
based on the waveforms obtained from matlab by processing the data obtained from
FPGA. Using the values from above table, output frequency verses phase noise
waveform was plotted in matlab as show in figure 40.

Figure 40: Phase noise at 100 kHz, 1 MHz and 5 MHz offset

From figure 40, it is seen that the average phase noise at 100 kHz offset is -88
dBc/Hz, at 1 MHz offset is -108 dBc/Hz and at 5 MHz offset is -150 dBc/Hz. It shows
that the phase noise varies around the average at every offset, this can be explained as
follows. As the design has 18 FIR band pass filters, not all output frequencies travel
through the same FIR filter as a result the properties of different filters has an impact
on the phase noise. At the same time each filter has a pass band of 2 MHz at 200 MHz
clock as a result the different output frequencies existing at different places of this 2
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MHz band has different damping which results in the variation of phase noise. But it
is seen that design has a reasonable good average phase noise.
3.2

ASIC Implementation
The Concept of the proposed design was tested using Sysgen and Effective

functionality of the proposed design was tested after mapping it onto a vertex 6
FPGA. After optimizing and obtaining a successful architecture for proposed DDS. It
was needed to test the real high frequency attainability of the design by rebuilding it
in ASIC. The proposed DDS architecture was designed in Cadence 6.1.5 using the
NMOS and PMOS models from CMOS 90nm model library. Thus make it a full
custom ASIC design. The results obtained from ASIC design are listed below.
3.2.1

1 Bit Full Adder

Figure 41: 1 Bit Full Adder

52

The full adder was designed using the architecture proposed in reference. It
showed a full adder operating at 3.3 Volts and had higher delay [14]. As there is need
for DDS to operate at higher frequencies the full adder design was optimized [15] and
redesigned to achieve lower delay and power. In the process of optimizing it, there
was a great loss in drive strength therefore to improve its drive strength the widths of
transistors were slightly optimized and a buffer was added to the outputs. Thereby,
make it possible to work at high frequencies. The table 9 compares the results
obtained from the basic 14 T full Adder and the optimized design.
Table 10: Comparison of 1 Bit Full Adder

[14]

Optimized

Frequency

@ 1 GHz

@ 1 GHz

@ 10 GHz

Vdd (V)

3.3

1.2

1.2

Power (µW)

63.8

40.8

313

Delay (pS)

288.7
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The optimized design was able to run successfully even at 10 GHz. The input
and output waveforms obtained from the 1 bit full adder is shown in figure 41. The
input A gets a pulse input varying between 0 V and 1.2 V at 5 GHz and B is also a
pulse input varying at 2.5 GHz. The C carry input is also a pulsed input varying at 10
GHz. The Sum and Carry outputs obtained are listed in the table 10. Figure 22 shows
the waveform displaying the plot of the total power consumed by the 1 bit full adder
operating at 10 GHz frequency.

53

Table 11: Full Adder Truth Table

A

B

C

Sum

Co

1

1

1

1

1

1

1

0

0

1

0

1

1

0

1

0

1

0

1

0

1

0

1

0

1

1

0

0

1

0

0

0

1

1

0

0

0

0

0

0

Figure 42: Time Domain Results of 1 Bit Full Adder at 10 GHz
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Figure 43: Total power of 1 Bit Full Adder at 10 GHz

3.2.2

D Flip Flop

Figure 44: Architecture of D Flip Flop
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A conventional high speed D flip Flop design was used from reference [16],
[17], [18]. It is constructed using the dynamic CMOS technique and it doesn’t have
any inverted clock input therefore there is no skew added to clock due to inverter and
has only delay. The D flip flop widths were optimized to achieve a high operating
frequency and low delay thereby making it a full custom design. The time domain
response of the D flip flop with a 10 GHz clock is given in figure 44 along with the
waveform plotting the total power consumed by the D flip while operating at 10 GHz
given in figure 45.

Figure 45: Time Domain Results of D Flip Flop at 10 GHz
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Figure 46: Total Power of D Flip Flop at 10 GHz

3.2.3

Digital Accumulator
As discussed in the introduction the accumulator is used to generate the pulsed

output at the required output frequency along with other frequencies due to side bands
and mirror images. Using adder and D flip flop designed above the one bit
accumulator is designed as shown in figure 46. The one bit accumulator has the sum
output given as the inputs to the next clock cycle with the help of D flip flop. A series
of 1 bit accumulators are connected in series with the carry propagating from the least
significant bit to the most significant bit. As the carry propagates its drive strength
reduces and therefore buffers are introduces at every third propagation level to
improve the drive strength on the path of carry being propagated as shown in figure
47.
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Figure 47: 1 Bit Accumulator

Figure 48: 16 Bit Accumulator

58

Figure 49: Time Domain Results of the Accumulator at 5 GHz

Figure 50: Frequency Spectrum Result of the accumulator at 5 GHz
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3.2.4

DDS DESIGN
To check the performance of the proposed DDS design at higher

frequencies, it was constructed in ASIC with one filter from a bank of 18 filters. Since
the proposed DDS design is going to use only one among the 18 filters at any point of
time, it is going to reflect approximately the same power and delay rating as
determined by the design with one FIR filter. The average power obtained from the
design at 200 MHz clock frequency is 10.64 mW. The obtained outputs of the ASIC
design with 200 MHz clock were compared with the results obtained from FPGA at
the same frequency to check the functionality of the ASIC design. After analyzing the
two results it was concluded that the ASIC design has no errors and it worked as
expected. The next step is to determine the highest frequency that can be achieved
from the design built on cadence using CMOS 90 nm technology. The highest
frequency that was achieved by the design was 3.2 GHz and there is a wide scope to
increase this by optimizing the design and reducing the delay.
3.2.5

Comparison
Table 12: Comparisons Between Different DDS ICs

[19]
0.5 µm
CMOS Technology
3.3
Voltage Source (V)
10
Phase Resolution (bits)
11
Amplitude Resolution (bits)
230
MHz
Clock Frequency
92 mW
Power Dissipation

[20]
0.8 µm
5
140 MHz
580 mW
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[21]
0.35 µm
3.3
32
9
820 MHz
174 mW

This Work
0.9 µm
1.2
16
12
3.2 GHz
10.64mW @ 200 MHz

4. Conclusion and Future Work
A 16-bit flexible ROM-less direct digital synthesizer was presented in this
thesis. The design was simulated in Sysgen, implemented on Virtex 6 FPGA for low
frequency applications up to 200 MHz and was designed in cadence using CMOS
90nm technology for higher frequency applications. It shows good frequency
spectrum results with an average 55 dB spur free dynamic range and average phase
noise of -87 dBc/Hz at 100 kHz offset, -118 dBc/Hz at 1 MHz offset and -151 dBc/Hz
at 5 MHz offset. This work achieved higher frequencies when compared with other
ROM-based direct digital synthesizers using ASIC implementation as concluded from
table 12 and is a less complicated design when compared with other ROM-less DDS
designs. The future work is to optimize the filter and accumulator to reduce delay and
area in ASIC for high frequency applications. The pipelined architecture of the
accumulator and multiplier-less FIR band pass filter with pipelined adder chain
provide a scope for achieving high frequency outputs and less area when optimized on
ASIC.
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